# Jitter & Crosstalk Analyses/ Compliance Testing

Keysight	2025.05.14
Thomas Giehm	



### Agenda

- Review of Jitter Decomposition
- Assumptions and Limitations
- Other Tools to Consider for Jitter Analysis
- Crosstalk Analyses and Removal
- Basics of Compliance Testing



## **Jitter and Time Interval Error (TIE)**



On an oscilloscope we monitor the waveform transitions and note the jitter at each transition point. This is called the <u>Time Interval Error (TIE)</u> record.



## **Jitter Components**



Acronyms: DDJ: Data Dependent Jitter BUJ: Bounded Uncorrelated Jitter ABUJ: Aperiodic Bounded Uncorrected Jitter



## **Instruments for Jitter Analysis**







5

Descriptions	Real-Time Scope	Sampling Scope	Bit Error Ratio Tester (BERT)
Measurement	Estimates jitter	Estimates jitter	Measures jitter
Analysis mode	Based on Dual-Dirac Model	Based on Dual-Dirac Model	Accumulate and compare 3 times the BER level bits for 95% confidence level E.g. 3x10 <sup>12</sup> bits are received without error to meet the 10 <sup>-12</sup> BER target
Clock reference	Software clock recovery and accepts explicit clock	Hardware clock recovery	Hardware clock recovery
Speed	Fast (Seconds)	Fast (Seconds)	Slow (Minutes or Hours) - depends on time to accumulate the bits
Report jitter components	Yes	Yes	No



## **Jitter Decomposition Overview**





### **Jitter Decomposition with Dual Dirac Assumption**

FIT THE **RJ GAUSSIAN CURVE TO BOTH** TAILS OF THE TIE HISTOGRAM OR JITTER PROBABILITY DENSITY FUNCTION (PDF)





## **Jitter Components Reported by Scope and the Caveats**



Caveats of jitter decomposition:

- 1. Jitter decomposition does not follow a linear bottom-up flow.
- 2. Algorithm is based on Dual-Dirac model and is an approximation, not the exact value.
- 3. Each jitter component may have a different unit value (rms, dual-dirac (dd), peak-to-peak (pp), mean, etc.)
- 4. Not every component has a result. Some are convolved with other components and not separable.
  - E.g.  $DJ_{pp}$ ,  $PJ_{pp}$ ,  $ABUJ_{dd}$  and  $ABUJ_{pp}$  (crosstalk) are not separable and reported.
- 5. Other jitter components can be calculated separately from the jitter decomposition algorithm (in orange).



### **ABUJ: Crosstalk or Ground Bounce**

#### AMPLITUDE INTERFERENCE UNCORRELATED WITH DATA AND NOT PERIODIC



## What Makes Tail Fit Hard

#### MEASUREMENT DETAIL



Hard to detect Crosstalk events out in the tail. Might take longer time for Tail Fit results to converge.





### **Influence of Scope Noise to Jitter Performance**

#### RANDOM JITTER WILL VARY WITH SLEW RATES.



1. Every scope has intrinsic vertical noise floor. This vertical noise can translate into horizontal jitter.

- 2. As signal slew rate decreases, vertical noise increases the random jitter.
- 3. Measured random jitter is a function of signal slew rate, scope noise and scope sample clock jitter.



## **Scope Random Jitter Removal**

#### CALIBRATE AND REMOVE SCOPE RANDOM JITTER CONTRIBUTION





- Scope RJ calibration is available to remove the contribution of scope noise to measured RJ.
- User is asked to disconnect the signal from Channel to measure the ACV<sub>rms</sub> noise for the current Vertical setting.

12



## **Jitter Analysis with BER Eye Contour**

#### ESTIMATE JITTER AND EYE OPENING TO VARIOUS BER LEVEL



Specify the BER eye contours you want the scope to plot.

 Specify which BER contour to highlight in red.





Eye Contour at BER 10<sup>-12</sup>

13

KEYSIGHT TECHNOLOGIES

## **Analyze Jitter at Various Test Points**

#### JITTER ANALYSIS WITH DE-EMBEDDING AND EQUALIZATION



14



## **Keysight Real-Time Scope Jitter Analysis Tools**



N5400A EZJIT Plus for Jitter Analysis and RJ Scope Removal Calibration



N8823A EZJIT Complete for Vertical Noise Analysis



E2688A High-Speed

SDA for Reference

Clock Recovery and

Eye Analysis



N8827A PAM-4 Clock Recovery



N8833A Crosstalk Analysis and Removal Application



N5461A Serial Data Equalization Software



N5465A InfiniiSim De-embedding Software



BER Eye Contour Comes standard with E2688A and N8823A



### **Crosstalk Overview**

#### AMPLITUDE INTERFERENCE UNCORRELATED WITH DATA PATTERN







With crosstalk



### **Sources of Crosstalk**





## **Transmission Line Crosstalk**

- Crosstalk is becoming a more important issue, as data speeds increase, and more lanes are packed into small spaces. For example:
  - 100G standards with 4 parallel 25 Gb/s lines
  - ASICS with 100's of SerDes
- Transmission line crosstalk is the result of electromagnetic interference between electrical components.
- Mainly caused by capacitive or inductive coupling between multiple signal lines.
- Two prominent types:
  - Far End Xtalk (FEXT)
  - Near End XTalk (NEXT)





Mutual Inductance and Capacitance between 2 transmission lines.



Transfer function examples for insertion loss, NEXT and FEXT



rosstalk Analyses

## **Far-End Crosstalk (FEXT)**



#### No Serial Aggressor





#### **FEXT Serial Aggressor**



### Aggressor traveling the same direction of Victim

When data rate and pattern of the aggressor, and victim are the same, the eye diagram of the victim will show a bulging indicative of FEXT.



## Near End Crosstalk (NEXT)



#### No Serial Aggressor





#### NEXT Serial Aggressor



### Aggressor traveling the . opposite direction of Victim

NEXT distortion on the victim eye diagram appears to be more smeared out.



## **Power Supply Victim**

- A power supply can also be a victim, where the serial data lines are the aggressors. The best example is Simultaneous Switching Noise (SSN) which can create Ground Bounce (the high voltage rail can also "bounce" and may be referred to as V<sub>cc</sub> sag).
- SSN is the result of parasitic inductances that lie between the device (chip) ground and the system (board) ground. When a serial data line switches states, current flows through these inductances which produces a voltage drop. The more lines that switch at the same time (simultaneously) the bigger the drop.



A simplified circuit showing the parasitic inductances that contribute to Ground Bounce. The Ground Bounce effect can propagate to other circuits via device ground, affecting other signals.



## **Power Supply Victim**

#### EXAMPLE OF POWER SUPPLY VICTIM DUE TO CLOCK EDGES



Note the large ringing in the yellow power supply that is correlated with the edges of the clock.



Crosstalk Analyses

## **Power Supply Aggressors**

• Power Supply Induced Jitter (PSIJ) – Adds jitter through PLL power supply



Noise in the power supply closes the eye horizontally.



 Voltage-Dependent Amplitude Noise (VDAN) – Adds noise to logic level 0 & 1 via voltage references



Noise on Vcc, logic high voltage reference is transferred to logic high bits, but not affecting the logic low bits that references the ground.



## **Power Supply Aggressor – PSIJ**

#### POWER SUPPLY INDUCED JITTER

#### No Power Aggressor



#### With PSIJ Aggressor



High frequency noise in the power supply, induces horizontal jitter.

KEYSIGHT TECHNOLOGIES

## **Power Supply Aggressor – VDAN**

#### VOLTAGE DEPENDENT AMPLITUDE NOISE

#### No Power Aggressor



#### With Power VDAN Aggressor



Changes (noise) in  $V_{cc}$  level is coupled into the logic high and low bits.



## Legacy Method of Measuring Crosstalk

- The need to troubleshoot and characterize crosstalk is not new, but the legacy methods of measuring crosstalk in digital communications systems has relied on the process of selectively disabling some channels while enabling others.
- This necessarily requires measuring the crosstalk effects in the system while operating in special test modes, which means measuring them under abnormal conditions. Worse yet, some systems cannot even operate the necessary special modes.



#### Challenges:

- No special test modes to turn on and off aggressors.
- Huge effort and time to characterize crosstalk from multiple serial aggressors.
- Power supply cannot be turned off.



26

## **Crosstalk Simulation, but not Identification or Removal**

- Vector Network Analyzer (VNA) can be used to characterize crosstalk between serial data lines.
   S-parameter models are generated by the VNA.
- Scope and software tools are available today, using the S-parameter models to simulate the waveform distortion, eye closure and jitter performance.



This method is <u>limited only to simulation and requires known sources of crosstalk.</u>

 However, it is unable to identify the real source of crosstalk on the real system or remove crosstalk from the measured waveforms for analysis to see how much margin can be recovered.



## **Power Supply, Non-Linear Crosstalk**

- For serial data lines, VNA can be used to characterize crosstalk because they are linear network model.
- However, the influence of power supply noise to serial data jitter and amplitude distortion is non-linear and there is no easy way to characterize the crosstalk transfer.



Power supply noise creates a non-linear transfer on the serial data timing error. The crosstalk transfer is difficult to solve and correlate.



## **Inaccessible Aggressor Signals**

- Crosstalk could happen inside a silicon package with accessibility only to the serial data output.
- High density backplane connectors and switches are susceptible to crosstalk and difficult to access the signals to narrow down the source of crosstalk.
- Is there a way to characterize or debug such crosstalk scenarios?



Many crosstalk issues happen inside the package. How to troubleshoot crosstalk when the aggressors are inaccessible?

Package with only TX output



29

## **Crosstalk Analysis Challenges Solved by Application**

- Crosstalk Identification
  - Which signals are coupling onto your victim?
- Crosstalk Quantification
  - How much error does each aggressor add to your victim?
- Crosstalk Removal for Analysis
  - What would your signal look without crosstalk?
  - How much margin can be recovered on your signal without crosstalk?
  - If the signal was failing spec, can it pass without crosstalk?

Assist in making important design decisions:

 Is it worth reducing crosstalk impact in design?
 Where to improve?



### **Challenges Solved by the Crosstalk Application**



KEYSIGHT TECHNOLOGIES

Crosstalk Analyses

#### 32

## Features of the N8833A/B Crosstalk Analysis Application

- 1. Analyze up to four signals (victim or aggressor) at once. Any scope channels can be chosen as a victim or aggressor.
- 2. No crosstalk model or simulation files required
- 3. Identify aggressors using a browser probe. Use a solder-in probe for a more secure connection.
- 4. Report the amount of crosstalk present on victims
- 5. Work for both NEXT and FEXT, automatically determined by the app
- 6. Work for power supply analysis
- 7. Plot waveform without crosstalk on the scope which can be:
  - Used for eye diagram, jitter decomposition, deembedding, equalization and mask test
  - · Saved as a waveform file

(7) The second sec						
CrossTalk						
Setup Wizard 🏑 🍪 Advanced Co	onfiguration					
🖌 Enable						
1 Victim 🔀 💈 Aggr1 🔀 🗿 Aggr	2 🔀 🐽 Aggr 3 🔀 🕂					
Name: Victim Source: Channel 1						
This signal is a Victim	Vertical					
This signal is an Aggressor	🔘 Automatic 🔵 Manual					
Signal Type	Scale Fine					
Serial Data	8.00000 V/					
Pattern	Offset					
🔵 Periodic 🕥 Arbitrary						
Auto Length	Contributors					
	Select signals to remove their crosstalk					
Clock Recovery	Name Signal Type					
Thresholds	🧹 2 Aggr1 Serial Data 💟					
	Aggr2 Power Supply					
	🖌 🕢 Aggr3 Other					



## **Crosstalk Analysis Setup**

1. Probe up to 4 signals (Aggressors or victims). No simulation models or inputs are required.



4. The app reports the amount of crosstalk from each aggressors and return a waveform without crosstalk for analysis.



Cross Talk Wizard		?
Victim Aggressor Count Aggressor 1 Aggressor 2 Aggressor 3	The victim signal is the one you suspect is being impacted by other sig (or perhaps even itself). Victim Source Channel 1 Name Victim Signal Type Serial Data Pattern Pattern Pattern G Periodic Arbitrary Auto Length G	nals
2. Setup	the victim signal.	
	<u>Cancel</u> < <u>Back</u> <u>Next</u> > <u>Fini</u>	sh
Cross Talk Wizard Victim Aggressor Count Aggressor 1 Aggressor 2 Aggressor 3	An aggressor signal is one that is causing crosstalk to Number of aggressor signals 3	
3 Sot th	o number of aggressors and	
config	gure the aggressor type.	
	<u>C</u> ancel < <u>B</u> ack <u>N</u> ext > <u>Fini</u>	sh



## **Example: Removing Power Supply Crosstalk from Victim**



•

### **Example: Jitter Improvement Without Power Supply Crosstalk**

#### COMPARE JITTER RESULTS BEFORE AND AFTER CROSSTALK REMOVAL.



**KEYSIGH1** 

KEYSIGHT

3.34 ns

**Jitter** 

without Crosstalk

Clock Recovery Constant Freq

Both

TIF (Phase)

Edge Direction

120 m

0.0\

3.54 ns

45.00 n

Dec 23, 2015

2.94 ns

2.34 ns

6.49 p

33.32 ps

155.142 k

7.17 ps

27.46 ps

2.54 ns

**RJ,PJ** Histogram

0.0 s

DDJpp

ISIpp

DDPWS

F/2 (Even/Odd)

12.34 ps

7.38 ps

5.64 ps

11.18 ps

880 fs

2.74 ns

32.0 GHz

3.14 ns

22.50 ps

### **Universal Serial Bus (USB)**

**Buzzwords categorized** 

Specifications USB 3.0  $\rightarrow$  USB 3.1  $\rightarrow$  USB 3.2 USB4  $\rightarrow$  USB4 Version 2.0



#### **USB-C**

Connector form factor Specification

#### PHY Bit Rates Per Lane

Gen1	5 Gb/s
Gen2	10 Gb/s
Gen3	20 Gb/s
Gen4	40 Gb/s

**Marketing Terms** 

Super Speed = Gen1 Super Speed Plus = Gen2

## **Typical Digital Communication Link Physical Layer (PHY)**

#### TRANSMITTER (TX), CHANNEL AND RECEIVER (RX)



Real-time Oscilloscope (UXR) Equivalent-time Oscilloscope (DCA)

Network Analyzer (PNA, ENA) TDR/TDT (DCA)

Bit Error Ratio Tester (BERT), Pattern Generator (PG)



### **Universal Serial Bus (USB) Specifications**

- Spec version  $\neq$  PHY data rate
- Three specifications are active
  USB 2.0
  - USB3.0 → USB 3.1 → USB 3.2
  - USB4 → USB4 Version 2.0

USB 2.0	USB 3.0	USB 3.1	USB 3.2	USB4	USB4 v2
1.5 Mb/s 12 Mb/s 480 Mb/s	5 Gb/s	5 Gb/s 10 Gb/s	5 Gb/s x1 10 Gb/s x1 5 Gb/s x2 10 Gb/s x2	10 Gb/s x2 20 Gb/s x2	10 Gb/s x2 20 Gb/s x2 40 Gb/s x 2 (25.6 GBd PAM3)

x2 = two physical channels bonded into one logical channel



### **Type-C Implementation Challenges**



#### **Diagrams courtesy USB-IF**

### **Type-C Implementation Challenges**

DisplayPort and USB 3.2 over a Type-C to Type-C Passive cable

Configuration for Docking Stations



- DisplayPort uses two high speed lanes
  - For DP 1.2a (HBR2), this provides support for 2560x1600 or 2 each 1080p displays
  - For DP 1.3 (HBR3), this will provide support of 4K UHD (3840 x 2160)
- Two high speed lanes used for USB 3.1
- USB 2.0 and USB Power Delivery always available

#### From USB-IF: Allion or Fixture Solution

#### USB 2.0 Std-A/Std-B Electrical Test Fixtures

Fixtures can be purchased directly from Allion at <u>https://www.allion.com/fixtures</u> Fixtures can be purchased directly from Eurofins at <u>http://testusb.com/shop.htm</u>



USB A High Speed Signal Quality Test Fixture Set



USB A TX Test Fixture













High-Speed Embedded Host Electrical Test Board



From Keysight



#### **E2649B** USB 2.0 High-Speed Fixture Set



E2646B "SQuIDD" test fixture for testing USB 2.0 low- and full-speed products



E2667B hi-speed host test fixture

From Keysight



Single-Ended SMA Cable Connection for Hi-Speed Signal Quality Tests



**From Keysight** 

- Low and Full Speed host tests require two single-ended probes.
- Low and Full Speed device tests require three single-ended probes — the third probe is for the adjacent D-/D+ signal.
- The **passive probes** that are included with the oscilloscope are sufficient.



Single-Ended Probe Connection for Full/Low-Speed Signal Quality Tests

### FAQ

**D9010USBC Frequently Asked Questions** 

#### 1. What is USBET20?

USBET20 is a stand-alone electrical signal analysis tool for USB Compliance testing. USBET20 is the official compliance electrical analysis tool that performs pass/fail assessments on signal quality and inrush current data captured from an oscilloscope.

#### 2. What is XHSETT?

XHSETT (or USBHSET) is a tool used to generate test packets on the USB port under test. Latest versions available here: http://www.usb.org/developers/tools/

3. Can we use USBET20 from past or future versions?

Yes, in the D9010USBC version 4.20 release onwards, it has the flexibility to use different USBET20 versions.







### **USB 3.2 Compliance Pattern (CP's) Sequences**

- Entry to the **Polling.Compliance** substate is described in Chapter 7. This initiates the transmission of the pseudo-random data pattern generated by the scrambled D0.0 compliance sequence. SKPs are not sent during the transmission of any compliance pattern.
- The compliance pattern shall be transmitted continuously or until a ping LFPS (refer to Section 6.9) is detected at the receiver.
  - Upon detection of a ping LFPS, the compliance pattern shall advance to the next compliance pattern.
  - Upon detection of a reset, LFPS the compliance pattern shall be terminated.
- In the table, patterns CP0 through CP8 are transmitted at Gen 1 rate, while CP9 through CP16 are transmitted at Gen 2 rate.

#### Table 6-14. Compliance Pattern Sequences

<b>Compliance Pattern</b>	Value	Description
CP0	D0.0 scrambled	A pseudo-random data pattern that is exactly the same as logical idle (refer to Chapter 7) but does not include SKP sequences.
CP1	D10.2	Nyquist frequency
CP2	D24.3	Nyquist/2
CP3	K28.5	COM pattern
CP4	LFPS	The low frequency periodic signaling pattern
CP5	K28.7	With de-emphasis
CP6	K28.7	Without de-emphasis
CP7	50-250 1's and 0's	With de-emphasis. Repeating 50-250 1's and then 50-250 0's.
CP8	50-250 1's and 0's	Without de-emphasis. Repeating 50-250 1's and then 50-250 0's.
CP9		Pseudo-random data pattern (see section 6.4.4.1)
CP10	AAh	Nyquist pattern at 10 Gb/s. This is not 128b132b encoded.
CP11	CCh	Nyquist/2 at 10 Gb/s, This is not 128b132b encoded.
CP12	LFSR15	Uncoded LFSR15 for PHY level testing and fault isolation. This is not 128b132b encoded. The polynomial is x^15+x^14+1.
CP13	64 1's and 0's	With pre-shoot defined in section 6.7.5.2 (no de- emphasis). Repeating 64 1's and then 64 0's at 10 Gb/s. This is not 128b132b encoded.
CP14	64 1's and 0's	With de-emphasis defined in section 6.7.5.2 (no pre- shoot). Repeating 64 1's and then 64 0's at 10 Gb/s. This is not 128b132b encoded.
CP15	64 1's and 0's	With pre-shoot and de-emphasis defined in section 6.7.5.2. Repeating 64 1's and then 64 0's at 10 Gb/s. This is not 128b132b encoded.
CP16	64 1's and 0's	No de-emphasis or pre-shoot. Repeating 64 1's and the 64 0's at 10 Gb/s. This is not 128b132b encoded.

Note: Unless otherwise noted, scrambling is disabled for compliance patterns.

#### USB 3.2 Gen 2 Test Fixtures from USB-IF (up to 10 Gbit/s)





### ► U7242A USB 3.0 Type-A/B Test Fixture

One test fixture for Host/Device/Mid-bus probing

- Provides test point access for transmitter measurements
- Single-ended measurements as required by the USB 3.0 specification for transmitter and receiver validation and pre-compliance testing
- Differential measurements using active probes allow probing of active bus transactions for debug and verification testing
- USB 3.0 power probing features for easy measurement of transient and steady-state power states



### N7015A Type-C Test Fixture

#### An easier way to test

- High speed (TX/RX) and D+/Dlanes accessible through coaxhigh-bandwidth cables
- S-parameters de-embedding models available and integrated into the USB/DP compliance applications and Infiniium baseline software
- SBU1/2 signals accessible for additional control purposes



#### N7018A Type-C Test Controller



# **N7018A**: Power Delivery and Alt mode control as well as observability of CC, SBU lines, and $V_{Bus}$

### **Testing USB 3.2 Transmitters: Test Setup Example (USB-C)**



### **Testing USB 3.2 Receivers: What is the Concept?**

An RX test is performed to determine an RX's capability to properly detect the digital signal content, even for a worst-case impaired analog input signal

- 1. A Pattern Generator (PG) is used to emulate a system's TX plus channel thus **generating a data signal containing the impairments** to be expected at the RX input when operating in a target system. This signal must be **calibrated** to specified values residing in a specified setup.
- 2. The RX under test is set into an appropriate **test mode** and its input is stimulated with the calibrated signal residing in the specified **test set-up**
- **3. Proper detection** of the digital content (i.e., the quality of the "A/D conversion") is monitored in a suitable fashion to determine the RX's performance **according to the target BER**





### **Testing USB 3.2 Receivers: Calibration Procedure Steps**

#### Without Test Channel

- Pre-shoot calibration
- De-emphasis calibration
- Generator output voltage calibration
- RJ calibration
- Low-frequency SJ calibration
- High-frequency SJ calibration

#### 23 dB Channel (Long Channel):

- CLB selection
- Eye width pre-calibration
- Eye height and width calibration
- Compliance eye calibration
- Compliance eye verification



7.2" Mock Host/Device Fixture

1m USB cable

### N5991U32A USB 3.2 Receiver Compliance Test Software

Configure DU	Т				×
TUC					
Name (	JSB3 N	Serial Number			$\sim$
Dut Type [	Device 🔨	<ul> <li>Spec Version</li> </ul>	3.2		$\sim$
		Connector	Type-C	N	$\sim$
Description				-63	
Test					
User Name	Unknown User				
Comment					
nitial Start Date	2/8/2024 9:45:4	43 AM			
Last Test Date	2/8/2024 9:45:4	43 AM			
Parameters					
O Compliance	Mode 🔽 5 Gb/s	s (Gen 1x1)	10 Gb/s (	(Gen 1x2)	
Expert Mode	- - 🔽 10 Gb	/s (Gen 2x1) □	20 Gb/s (	Gen 2x2)	
0 - 4					
			P	arameters	5
			_		
				OK	

Setting up a DUT and test environment



Calibration	J					
Scope co	nnection	Differe	ential Ch1-Ch3 +	Differentia	l Ch2-C	h4
Loopback	Training					
Method	WarmRe	eset	$\sim$			
LFPS idle	M8020A	Idle	$\sim$			
🗸 Use L	ink Trainin	g Suite script	t			
Link Train	ning Suite s	script file				
Eye\Vali	rameK1\U	SB3\Settings	M8020A\M8020	)A_USB3	2_10G_	WarmRe
Brows	e					
Different	al voltage fo	or loopback tr	raining			
Long ch	annel	800 mV	🗸 Use vol	tage setti	ngs fror	m Rx tes
Long ch	annel	800 mV				
Short ch						
Short ch	ctor					
Short ch Error Dete Loop ban	ctor fwidth	15 MHz	Equaliz	ation U	SB 10G	b/s OdB
Short ch Error Dete Loop ban Transition	ctor dwidth	15 MHz 50 %	Equaliz Sensiti	ation U: vity Hi	SB 10G gh	b/s OdB

File S	itation Sec	quencer	Help	)											
1				8		<u>.</u>		Υ						All Results	
onfigure	DUI Load	Save	Start	ADOIT	Pause	Print	Properti	es [	Log List						
	USB - 3.1	Device,	Type-C C	onnecto	r			<u>^</u>	8 2 ·	1					
		n - C							🗆 10G	Rx 2 Jitter	Tolerance Test				
	- i i i i i i i i i i i i i i i i i i i	r opeed	V-h	C-libit-					Offlin	e		False			
		iG Do Em	vollage	Calibratio					BER						
		G Gener	ator Out	out Volta	ne Calibr	ation		Ξ	Targe	et BER		100E-12			
		iG Rando	m litter	Calibratic	nge ealibi	duon			Relax	time for BE	ER Measuremen	1 s			
		iG LE Sin	usoidal -	litter Cali	bration				🗆 Loop	back Train	ing				
		G HE Sin	usoidal	litter Cal	ibration				Retra	in at each J	itter Frequency	False			
	- III D Supe	r Speed	Plus						Train	with Jitter		False			
	- <b>n</b> o 1	0G Pre-S	Shoot Ca	libration					🗆 Sequ	lencer					
		0G De-E	mphasis	Calibrati	on				Proce	edure Error	Case Behavior	Proceed	With Next Pr	ocedure	
	- <b></b>	0G Gene	arator Ou	tout Volt	age Calib	pration			Proce	edure Failed	d Case Behavior	Proceed	With Next Pr	ocedure	
	- <b></b>	0G Rand	lom Jitte	r Calibrat	ion				Repe	titions		0			
	🗖 🙆 1	OG LF Si	nusoidal	Jitter Ca	libration				🗆 Sinu	soidal Jitte	ar Variation				
	🗆 🖲 1	0G HF S	inusoida	I Jitter Ca	alibration				Numb	per of Jitter	Steps	20	-		
	- 🗄 - 🗐 🍯 L	ong Cha	nnel						Frequ	ency Mode		Complian	ce Frequenc	ies	
	<u>Ē</u>	🕒 10G C	Complian	ce Load	Board Se	election			Show	Min Failed	Points	Irue			
	÷ 🔳 🤅	🐌 10G E	ye Widt	h Pre Ca	libration				E Spec	rtication		-			
	÷ 🕅 🤇	👂 10G E	ye Heig	ht and V	/idth Calil	bration			Targe	at Eye-Heigi	nt	71.5 mV			
	÷	👂 10G C	Complian	ce Eye (	Calibration	1			Eye-h	Height	_	/U.51 mV			
		🕒 10G C	Complian	ce Eye \	/erificatio	n			Targe	a Eye-widti	1	48.5 ps			
ė 🗐	Receiver								Eye-V	Math		48.34 ps			
ė	🔲 🏮 Supe	r Speed							Pre-S	noot		2.2 08			
		iG Rx Cor	mpliance	e Test					Diffee	mpnasis		-Z.1 GB			
		iG Rx Cor	nstant P	arameter	Stress T	est			Dimer	ential volta	ge	8/9.2 mv			
		iG Rx Jitte	er Tolera	ince Tes	đ				Repetit	tions					
		iG Rx Ser	nsitivity	Test				-							
	: 1000124444 (	C D. D.	III Data	D / /	- T		۰.								
everity	Message												Date		
rogress	10G Rx 2 Ji	tter Toler	ance Te	st: Step	0 - Jitter	Frequen	cy = 0.5 Mi	łz					1/29/201	6 1:13:51 PM	
rogress	10G Rx 2 Ji	tter Toler	ance Te	st: Step	1 - Jitter	Frequent	cy = 1 MHz						1/29/201	6 1:15:38 PM	
rogress	10G Rx 2 Ji	tter Toler	ance Te	st: Step	2 - Jitter	Frequen	cy = 2 MHz						1/29/201	6 1:16:40 PM	
rogress	10G Rx 2 Ji	tter Toler	ance Te	st: Step	3 - Jitter	Frequen	cy = 4 MHz						1/29/201	6 1:17:20 PM	
rogress	10G Rx 2 J	tter Toler	ance Te	st: Step	4 - Jitter	Frequen	cy = 7.5 Mi	łz					1/29/201	6 1:17:52 PM	
rogress	10G Rx 2.4	tter Toler	ance Te	st: Sten	5 - Jitter	Frequen	cy = 50 MH	z					1/29/201	6 1:18:36 PM	
							.,								Þ

#### Link to the webpage of the N5991U32A USB 3.2 Receiver Compliance Test Software | Keysight

# **KEYSIGHT** TECHNOLOGIES